



Preliminary

#### Features

- Support maximum 256 X 64 dot matrix panel with 16 grayscale
- Embedded 256 X 64 X 4bits SRAM
- Operating voltage:
  - I/O voltage supply:  $V_{DD1} = 1.65V - 3.5V$  or  $3.5-5.5V$
  - Logic voltage supply:  $V_{DD2} = 1.65V - 3.5V$
  - DC-DC voltage supply:  $AV_{DD} = 2.4V - 3.5V$
  - OLED Operating voltage supply:  $V_{PP} = 7.0V - 13.5V$
- Maximum segment output current:  $500\mu A$
- Maximum common sink current:  $128mA$
- 8-bit 6800-series parallel interface, 8-bit 8080-series parallel interface, 3 wire/4 wire serial peripheral interface
- 400KHz fast I<sup>2</sup>C bus interface
- Programmable frame frequency and multiplexing ratio
- Row re-mapping and column re-mapping (ADC)
- Vertical scrolling
- On-chip oscillator
- Available internal DC-DC converter
- 256-step contrast control on monochrome passive OLED panel
- Low power consumption
  - Sleep mode:  $< 5\mu A$
  - $V_{DD1} = V_{DD2}=0V, AV_{DD} = 2.4V - 3.5V: < 5\mu A$
  - $V_{DD1} = V_{DD2}= AV_{DD} = 0V, V_{PP} = 7.0V - 13.5V: < 5\mu A$
- Wide range of operating temperatures:  $-40$  to  $+85^{\circ}C$
- Available in COG form

#### General Description

SH1122 is a single-chip CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display system. SH1122 consists of 256 segments, 64 commons with 16 grayscale that can support a maximum display resolution of 256 X 64. It is designed for Common Cathode type OLED panel.

SH1122 embeds with contrast control, display RAM oscillator and efficient DC-DC converter, which reduces the number of external components and power consumption. SH1122 is suitable for a wide range of compact portable applications, such as car audio, and calculator, etc.



Pin Configuration

Pad Configuration

**PRELIMINARY**



Block Diagram




Figure. 1 SH1122 Block Diagram



**Pad Description**

**Power Supply**

Pad No.	Symbol	I/O	Description
	VDD2	Supply	1.65 - 3.5V power supply input pad for logic
	VDD1	Supply	1.65 - 3.5V or 3.5-5.5V power supply input pad
	VDD1	Supply	1.65 - 3.5V or 3.5-5.5V power supply output for pad option
	AVDD	Supply	2.4- 3.5V power supply pad for the internal buffer of the DC-DC voltage converter
	VSSA	Supply	Ground for internal buffer
	VSS	Supply	Ground
	VSS	Supply	Ground output for pad option
	VPP	Supply	This is the most positive voltage supply pad of the chip It should be supplied externally
	VSL	Supply	This is a segment voltage reference pad A capacitor should be connected between this pad and Vss
	VCL	Supply	This is a common voltage reference pad This pad should be connected to Vss externally

**OLED Driver Supplies**

Pad No.	Symbol	I/O	Description
	VREF	I	This is a voltage reference pad for pre-charge voltage in driving OLED device. Voltage should be set to match with the OLED driving voltage in current drive phase. It can either be supplied externally or by connecting to VPP.
	IREF	O	This is a segment current reference pad A resistor should be connected between this pad and Vss. Set the current at 12.5μA
	VCOMH	O	This is a pad for the voltage output high level for common signals A capacitor should be connected between this pad and Vss
	VSEGM	O	This is a pad for the voltage output level for segment pre-charge. A capacitor should be connected between this pad and Vss.
	SW	O	This is an output pad driving the gate of the external NMOS of the booster circuit
	FB	I	This is a feedback resistor input pad for the booster circuit It is used to adjust the booster output voltage level, VPP
	SENSE	I	This is a source current pad of the external NMOS of the booster circuit
	VBREF	O	This is an internal voltage reference pad for booster circuit

PRELIMINARY



System Bus Connection Pads

Pad No.	Symbol	I/O	Description																								
	VDD1_S	I	This is VDD1 level select pad. VDD1_S="L"=VSS: VDD1 is used as 1.65-3.5V. VDD1_S="H"=VDD2: VDD1 is used as 3.5-5.5V.																								
	CL	I/O	This pad is the system clock input. When internal clock is enabled, this pad should be Left open. The internal clock is output from this pad. When internal oscillator is disabled, this pad receives display clock signal from external clock source.																								
	CLS	I	This is the internal clock enable pad. CLS = "H" =VDD2: Internal oscillator circuit is enabled. CLS = "L" =VSS: Internal oscillator circuit is disabled (requires external input). When CLS = "L", an external clock source, of which max voltage is VDD2, must be connected to the CL pad for normal operation.																								
	IM0 IM1 IM2	I	These are the MPU interface mode select pads. <table border="1"> <thead> <tr> <th></th> <th>8080</th> <th>I<sup>2</sup>C</th> <th>6800</th> <th>4-wire SPI</th> <th>3-wire SPI</th> </tr> </thead> <tbody> <tr> <td>IM0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>IM1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>IM2</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <p>Note: "0" is VSS, and "1" is VDD2</p>		8080	I <sup>2</sup> C	6800	4-wire SPI	3-wire SPI	IM0	0	0	0	0	1	IM1	1	1	0	0	0	IM2	1	0	1	0	0
	8080	I <sup>2</sup> C	6800	4-wire SPI	3-wire SPI																						
IM0	0	0	0	0	1																						
IM1	1	1	0	0	0																						
IM2	1	0	1	0	0																						
	$\overline{\text{CS}}$ /CS_H	I	This is the chip select input. When $\overline{\text{CS}}$ = "L", then the chip select becomes active, and data/command I/O is enabled. When VDD1 is used as 1.65-3.5V, $\overline{\text{CS}}$ is used. When VDD1 is used as 3.5-5.5V, $\overline{\text{CS}}_H$ is used.																								
	$\overline{\text{RES}}$ /RES_H	I	This is a reset signal input pad. When $\overline{\text{RES}}$ is set to "L", the settings are initialized. The reset operation is performed by the $\overline{\text{RES}}$ signal level. When VDD1 is used as 1.65-3.5V, $\overline{\text{RES}}$ is used. When VDD1 is used as 3.5-5.5V, $\overline{\text{RES}}_H$ is used.																								
	A0 (SA0) /A0_H (SA0_H)	I	This is the Data/Command control pad that determines whether the data bits are data or a command. A0 = "H": the inputs at D0 to D7 are treated as display data. A0 = "L": the inputs at D0 to D7 are transferred to the command registers. In I <sup>2</sup> C interface, this pad serves as SA0 to distinguish the different address of OLED driver. When VDD1 is used as 1.65-3.5V, A0 (SA0) is used. When VDD1 is used as 3.5-5.5V, A0_H(SA0_H) is used.																								
	$\overline{\text{WR}}$ (R/ $\overline{\text{W}}$ ) /WR_H (R/ $\overline{\text{W}}_H$ )	I	This is a MPU interface input pad. When connected to an 8080 MPU, this is active LOW. This pad connects to the 8080 MPU $\overline{\text{WR}}$ signal. The signals on the data bus are latched at the rising edge of the $\overline{\text{WR}}$ signal. When connected to a 6800 Series MPU: This is the read/write control signal input terminal. When R/ $\overline{\text{W}}$ = "H": Read. When R/ $\overline{\text{W}}$ = "L": Write. When VDD1 is used as 1.65-3.5V, $\overline{\text{WR}}$ (R/ $\overline{\text{W}}$ ) is used. When VDD1 is used as 3.5-5.5V, $\overline{\text{WR}}_H$ (R/ $\overline{\text{W}}_H$ ) is used.																								



$\overline{RD}$ (E) /RD_H (E_H)	I	<p>This is a MPU interface input pad.</p> <p>When connected to an 8080 series MPU, it is active LOW. This pad is connected to the <math>\overline{RD}</math> signal of the 8080 series MPU, and the SH1122 data bus is in an output status when this signal is "L".</p> <p>When connected to a 6800 series MPU, this is active HIGH. This is used as an enable clock input of the 6800 series MPU.</p> <p>When VDD1 is used as 1.65-3.5V, <math>\overline{RD}</math> (E) is used.</p> <p>When VDD1 is used as 3.5-5.5V, RD_H(E_H) is used.</p>
D0 - D7 (SCL) (SI /SDA) /D0_H - D7_H (SCL_H) (SI_H /SDA_H)	I/O	<p>This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected, then D0 serves as the serial clock input pad (SCL) and D1 serves as the serial data input pad (SI). At this time, D2 to D7 are set to high impedance.</p> <p>When the I2C interface is selected, then D0 serves as the serial clock input pad (SCL) and D1 serves as the serial data input pad (SDA). At this time, D2 to D7 are set to high impedance.</p> <p>When the chip select is inactive, D0 to D7 are set to high impedance.</p> <p>When VDD1 is used as 1.65-3.5V, D0 - D7 is used.</p> <p>When VDD1 is used as 3.5-5.5V, D0_H - D7_H is used.</p>
FRM /FRM_H	O	<p>This pad is No Connection pad. Its signal varies as the frame frequency.</p> <p>When VDD1 is used as 1.65-3.5V, FRM is used.</p> <p>When VDD1 is used as 3.5-5.5V, FRM_H is used.</p>

PRELIMINARY

OLED Drive Pads

Pad No.	Symbol	I/O	Description
COM0 - 63		O	These pads are Common signal output for OLED display.
SEG0 - 255		O	These pads are Segment signal output for OLED display.

Test Pads

Pad No.	Symbol	I/O	Description
	TEST1	I	Test pads, internal pull low, no connection for user.
	TEST2	O	Test pads, no connection for user.
	TEST3	I	Test pads, no connection for user.
	NC	-	NC pads, no connection for user.



### Functional Description

#### Microprocessor Interface Selection

The 8080-Parallel Interface, 6800-Parallel Interface, Serial Interface (SPI) or I<sup>2</sup>C Interface can be selected by different selections of IM0~2 as shown in Table 1.

Table. 1

Interface	Config			Data signal								Control signal				
	IM0	IM1	IM2	D7	D6	D5	D4	D3	D2	D1	D0	E/RD	WR	CS	A0	RES
6800	0	0	1	D7	D6	D5	D4	D3	D2	D1	D0	E	R/W	CS	A0	RES
8080	0	1	1	D7	D6	D5	D4	D3	D2	D1	D0	RD	WR	CS	A0	RES
4-Wire SPI	0	0	0	Pull Low						SI	SCL	Pull Low		A0	RES	
3-Wire SPI	1	0	0	Pull Low						SI	SCL	Pull Low		RES		
I <sup>2</sup> C	0	1	0	Pull Low						SDA	SCL	Pull Low		SA0	RES	

#### 6800-series Parallel Interface

The parallel interface consists of 8 bi-directional data pads (D7-D0), WR (R/W), RD (E), A0 and CS. When WR (R/W) = "H", read operation from the display RAM or the status register occurs. When WR (R/W) = "L", Write operation to display data RAM or internal command registers occurs, depending on the status of A0 input. The RD (E) input serves as data latch signal (clock) when it is "H", provided that CS = "L" as shown in Table 2.

Table. 2

IM0	IM1	IM2	Type	CS	A0	RD	WR	D0 to D7
0	0	1	6800 microprocessor bus	CS	A0	E	R/W	D0 to D7

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing are internally performed, which require the insertion of a dummy read before the first actual display data read. This is shown in Figure. 2 below.




Figure. 2



**8080-series Parallel Interface**

The parallel interface consists of 8 bi-directional data pads (D7-D0),  $\overline{WR}$  (R/ $\overline{W}$ ),  $\overline{RD}$  (E), A0 and  $\overline{CS}$ . The  $\overline{RD}$  (E) input serves as data read latch signal (clock) when it is “L” provided that  $\overline{CS}$  = “L”. Display data or status register read is controlled by A0 signal. The  $\overline{WR}$  (R/ $\overline{W}$ ) input serves as data write latch signal (clock) when it is “L” and provided that  $\overline{CS}$  = “L”. Display data or command register write is controlled by A0 as shown in Table. 3.

**Table. 3**

IM0	IM1	IM2	Type	$\overline{CS}$	A0	$\overline{RD}$	$\overline{WR}$	D0 to D7
0	1	1	8080 microprocessor bus	$\overline{CS}$	A0	$\overline{RD}$	$\overline{WR}$	D0 to D7

Similar to 6800-series interface, a dummy read is also required before the first actual display data read.

**Data Bus Signals**

The SH1122 identifies the data bus signal according to A0,  $\overline{RD}$  (E) and  $\overline{WR}$  (R/ $\overline{W}$ ) signals.

**Table. 4**

Common	6800 processor	8080 processor		Function
A0	(R/ $\overline{W}$ )	$\overline{RD}$	$\overline{WR}$	
1	1	0	1	Reads display data.
1	0	1	0	Writes display data.
0	1	0	1	Reads status.
0	0	1	0	Writes control data in internal register. (Command)

**4 Wire Serial Interface (4-wire SPI)**


The serial interface consists of serial clock SCL, serial data SI, A0 and  $\overline{CS}$ . SI is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... and D0. A0 is sampled on every eighth clock and the data byte in the shift register is written to the display data RAM or command register in the same clock. See Figure. 3.

**Table. 5**

IM0	IM1	IM2	Type	$\overline{CS}$	A0	$\overline{RD}$	$\overline{WR}$	D0	D1	D2 to D7
0	0	0	4-wire SPI	Pull Low	A0	-	-	SCL	SI	(HZ)

**Note:** “-” Must always be HIGH or LOW.

$\overline{CS}$  signal could always pull low in SPI-bus application.



**Figure. 3 4-wire SPI data transfer**

- When the chip is not active, the shift registers and the counter are reset to their initial statuses.
- Read is not possible while in serial interface mode.
- Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend the operation be rechecked on the actual equipment.



**3 Wire Serial Interface (3-wire SPI)**


The 3 wire serial interface consists of serial clock SCL, serial data SI, and  $\overline{CS}$ . SI is shifted into an 9-bit shift register on every rising edge of SCL in the order of  $D/\overline{C}$ , D7, D6, ... and D0. The  $D/\overline{C}$  bit (first of the 9 bit) will determine the transferred data is written to the display data RAM ( $D/\overline{C}=1$ ) or command register ( $D/\overline{C}=0$ ). See Figure. 3 4.

Table. 6

IM0	IM1	IM2	Type	$\overline{CS}$	A0	$\overline{RD}$	$\overline{WR}$	D0	D1	D2 to D7
1	0	0	3-wire SPI	Pull Low	Pull Low	-	-	SCL	SI	(HZ)

Note: “-” and Hz pin Must always be HIGH or LOW.

$\overline{CS}$  signal could always pull low in SPI-bus application.



- When the chip is not active, the shift registers and the counter are reset to their initial statuses.
- Read is not possible while in serial interface mode.
- Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend the operation be rechecked on the actual equipment.

**I<sup>2</sup>C-bus Interface**

The SH1122 can transfer data via a standard I<sup>2</sup>C-bus and has slave mode only in communication. The command or RAM data can be written into the chip and the status and RAM data can be read out of the chip.

Table. 7

IM0	IM1	IM2	Type	$\overline{CS}$	A0	$\overline{RD}$	$\overline{WR}$	D0	D1	D2 to D7
0	1	0	I <sup>2</sup> C Interface	Pull Low	SA0	-	-	SCL	SDA	(HZ)

Note: “-” and Hz pin Must always be HIGH or LOW.

$\overline{CS}$  signal could always pull low in I<sup>2</sup>C-bus application.

**Characteristics of the I<sup>2</sup>C-bus**

The I<sup>2</sup>C-bus is for bi-directional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

**Note:** The positive supply of pull-up resistor must equal to the value of **VDD1**.



### Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.




Figure. 5 Bit Transfer

### Start and Stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P).




Figure. 6 Start and Stop conditions

### System configuration

- Transmitter: The device that sends the data to the bus.
- Receiver: The device that receives the data from the bus.
- Master: The device that initiates a transfer, generates clock signals and terminates a transfer.
- Slave: The device addressed by a master.
- Multi-Master: More than one master can attempt to control the bus at the same time without corrupting the message
- Arbitration: Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted.
- Synchronization: Procedure to synchronize the clock signals of two or more devices.





Figure. 7 System configuration



### Acknowledge

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




### Protocol



The SH1122 supports both read and write access. The  $\overline{R/W}$  bit is part of the slave address. Before any data is transmitted on the I<sup>2</sup>C-bus, the device that should respond is addressed first. Two 7-bit slave addresses (0111100 and 0111101) are reserved for the SH1122. The least significant bit of the slave address is set by connecting the input SA0 to either logic 0(VSS) or 1 (VDD1). The I<sup>2</sup>C-bus protocol is illustrated in Fig.9. The sequence is initiated with a START condition (S) from the I<sup>2</sup>C-bus master that is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I<sup>2</sup>C-bus transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves. A command word consists of a control byte, which defines Co and  $\overline{D/C}$  (note1), plus a data byte (see Fig.7). The last control byte is tagged with a cleared most significant bit, the continuation bit Co. After a control byte with a cleared Co-bit, only data bytes will follow. The state of the  $\overline{D/C}$ -bit defines whether the data-byte is interpreted as a command or as RAM-data. The control and data bytes are also acknowledged by all addressed slaves on the bus. After the last control byte, depending on the  $\overline{D/C}$  bit setting, either a series of display data bytes or command data bytes may follow. If the  $\overline{D/C}$  bit was set to '1', these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended SH1122 device. If the  $\overline{D/C}$  bit of the last control byte was set to '0', these command bytes will be decoded and the setting of the device will be changed according to the received commands. The acknowledgement after each byte is made only by the addressed slave. At the end of the transmission the I<sup>2</sup>C-bus master issues a stop condition (P). If the  $\overline{R/W}$  bit is set to one in the slave-address, the chip will output data immediately after the slave-address according to the  $\overline{D/C}$  bit, which was sent during the last write access. If no acknowledge is generated by the master after a byte, the driver stops transferring data to the master.




**WRITE**



**READ**



S - start condition  
 P - stop condition  
 A - Acknowledge  
 Ā - Not Acknowledge  
 M - I<sup>2</sup>C master  
 S' - I<sup>2</sup>C slave



PRELIMINARY

Figure 9 I<sup>2</sup>C Protocol

**Note1:**

1. Co = "0" : The last control byte, only data bytes to follow,  
 Co = "1" : Next two bytes are a data byte and another control byte;
2. D/C̄ = "0" : The data byte is for command operation,  
 D/C̄ = "1" : The data byte is for RAM operation.

**Access to Display Data RAM and Internal Registers**

This module determines whether the input data is interpreted as data or command. When A0 = "H", the inputs at D7 - D0 are interpreted as data and be written to display RAM. When A0 = "L", the inputs at D7 - D0 are interpreted as command, they will be decoded and be written to the corresponding command registers.

**Display Data RAM**

The Display Data RAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 256 X 64 X 4 bits as shown in Figure. 10.

For mechanical flexibility, re-mapping on both segment and common outputs can be selected by software.

For vertical scrolling of the display, an internal register storing display start line can be set to control the portion of the RAM data to be mapped to the display.

Column Row	COL0				COL1				---	COL254				COL255			
0	D7	D6	D5	D4	D3	D2	D1	D0	---	D7	D6	D5	D4	D3	D2	D1	D0
1	D7	D6	D5	D4	D3	D2	D1	D0	---	D7	D6	D5	D4	D3	D2	D1	D0
2	D7	D6	D5	D4	D3	D2	D1	D0	---	D7	D6	D5	D4	D3	D2	D1	D0
---	---																
62	D7	D6	D5	D4	D3	D2	D1	D0	---	D7	D6	D5	D4	D3	D2	D1	D0
63	D7	D6	D5	D4	D3	D2	D1	D0	---	D7	D6	D5	D4	D3	D2	D1	D0



ADC	= 0	SEG0	SEG1	---	SEG254	SEG255
	= 1	SEG255	SEG254	---	SEG1	SEG0

Figure. 10

**The Column/Row Address**

As shown in **Figure. 11**, the display data RAM column address is specified by the Column and Row Address Set command. The specified column address is incremented (+1) with each display data read/ write command. When the Column address reaches the edge, it will be cleared and the row address will be incremented 1.




Figure. 11

Furthermore, as shown in Table 8, the Column re-mapping (ADC) command (segment driver direction select command) can be used to reverse the relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the OLED module is assembled can be minimized.

PRELIMINARY

Table. 8

Segment Output	SEG0	SEG255
ADC "0"	0 (H) →	→ FF (H)
ADC "1"	FF (H) ←	← 0 (H)



### The Row Address Circuit

The Row address circuit specifies the Row address of display RAM and the Row address relating to the common output using the display start line set command, what is normally the top line of the display can be specified.

The screen scrolling function is active by changing display start line dynamically using the display start line set command.




Figure. 12 Display Start Line Setting Function



**The Oscillator Circuit**

This is a RC type oscillator (Figure. 13) that produces the display clock. The oscillator circuit is only enabled when CLS = "H". When CLS = "L", the oscillation stops and the display clock is inputted through the CL terminal.




Figure. 13

**PRELIMINARY**



**DC-DC Voltage Converter**

It is a switching voltage generator circuit, designed for hand held applications. In SH1122, built-in DC-DC voltage converter accompanied with an external application circuit (shown in Figure. ) can generate a high voltage supply  $V_{PP}$  from a low voltage supply input  $A_{VDD}$ .  $V_{PP}$  is the voltage supply to the OLED driver block.




Figure 14

$$V_{PP} = (1 + \frac{R1}{R2}) \times V_{BREF}, (R2: 80 - 120k\Omega)$$

PRELIMINARY

**Current Control and Voltage Control**

This block is used to derive the incoming power sources into different levels of internal use voltage and current.  $V_{PP}$  and  $V_{DD2}$  are external power supplies.  $I_{REF}$  is a reference current source for segment current drivers.

**Common Drivers/Segment Drivers**

Segment drivers deliver 256 current sources to drive OLED panel. The driving current can be adjusted up to  $500\mu A$  with 256 steps. Common drivers generate voltage scanning pulses.

**16 Grayscale**

There are 16 level grayscale for segment driver. The grayscale table is as following.

RAM Data	Pulse Duty	Pulse width
0000	0	0 (DCLK)
0001	1/15	4 (DCLK)
0010	2/15	8 (DCLK)
0011	3/15	12 (DCLK)
...		
1110	14/15	56 (DCLK)
1111	15/15	60 (DCLK)

**Reset Circuit**

When the  $\overline{RES}$  input falls to "L", these reenter their default state. The default settings are shown below:

1. Display is OFF. Common and segment are in high impedance state.
2. 256 X 64 Display mode.
3. Normal segment and display data column address and row address mapping (SEG0 is mapped to column address 00H and COM0 mapped to row address 00H).
4. Shift register data clear in serial interface.
5. Display start line is set at display RAM Row address 00H.
6. Column address counter is set at 0.
7. Normal scanning direction of the common outputs.
8. Contrast control register is set at 80H.
9. Internal DC-DC is selected.



**Commands**

The SH1122 uses a combination of  $A0$ ,  $\overline{RD}$  (E) and  $\overline{WR}$  (R/ $\overline{W}$ ) signals to identify data bus signals. As the chip analyzes and executes each command using internal timing clock only regardless of external clock, its processing speed is very high and its busy check is usually not required. The 8080 series microprocessor interface enters a read status when a low pulse is input to the  $\overline{RD}$  pad and a write status when a low pulse is input to the  $\overline{WR}$  pad. The 6800 series microprocessor interface enters a read status when a high pulse is input to the R/ $\overline{W}$  pad and a write status when a low pulse is input to this pad. When a high pulse is input to the E pad, the command is activated. (For timing, see AC Characteristics.) Accordingly, in the command explanation and command table,  $\overline{RD}$  (E) becomes 1 (HIGH) when the 6800 series microprocessor interface reads status of display data. This is an only different point from the 8080 series microprocessor interface.

Taking the 8080 series, microprocessor interface as an example command will explain below.

When the serial interface is selected, input data starting from D7 in sequence.

**Command Set**

**1. Set Lower Column Address of display RAM: (00H - 0FH)**

**2. Set Higher Column Address of display RAM: (10H - 17H)**

Specifies column address of display RAM. Divide the column address into 3 higher bits and 4 lower bits. Set each of them into successions. When the microprocessor repeats to access to the display RAM, the column address counter is incremented during each access until address 128 is accessed. The row address is not changed during this time.

	A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
Higher bits	0	1	0	0	0	0	1	0	A6	A5	A4
Lower bits	0	1	0	0	0	0	0	A3	A2	A1	A0

A6	A5	A4	A3	A2	A1	A0	Column address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
			:				:
1	1	1	1	1	1	1	127

**3. - 5. Blank**

**6. Set Display Start Line: (40H - 7FH)**

Specifies Row address to determine the initial display line or COM0. The RAM display data becomes the top line of OLED screen. It is followed by the higher number of lines in ascending order, corresponding to the duty cycle. When this command changes the Row address, the smooth scrolling or page change takes place.

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	A5	A4	A3	A2	A1	A0

A5	A4	A3A	A2	A1	A0	Row address
0	0	0	0	0	0	0
0	0	0	0	0	1	1
			:			:
1	1	1	1	1	0	62
1	1	1	1	1	1	63



**7. Set Contrast Control Register: (Double Bytes Command)**

This command is to set contrast setting of the display. The chip has 256 contrast steps from 00 to FF. The segment output current increases as the contrast step value increases.

Segment output current setting:  $I_{SEG} = \alpha/256 \times I_{REF} \times \text{scale factor}$

Where:  $\alpha$  is contrast step;  $I_{REF}$  is reference current equals 12.5 $\mu$ A; Scale factor = 40.

■ The Contrast Control Mode Set: (81H)

When this command is input, the contrast data register set command becomes enabled. Once the contrast control mode has been set, no other command except for the contrast data register command can be used. Once the contrast data set command has been used to set data into the register, then the contrast control mode is released.

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	0	0	0	1

■ Contrast Data Register Set: (00H - FFH)

By using this command to set eight bits of data to the contrast data register, the OLED segment output assumes one of the 256 current levels.

When this command is input, the contrast control mode is released after the contrast data register has been set.

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0	I <sub>SEG</sub>
0	1	0	0	0	0	0	0	0	0	0	Small
0	1	0	0	0	0	0	0	0	0	1	P <small>OR</small>
0	1	0	0	0	0	0	0	1	0		
0	1	0	:	:	:	:	:	:	:	:	
0	1	0	1	0	0	0	0	0	0	0	
0	1	0	:	:	:	:	:	:	:	:	
0	1	0	1	1	1	1	1	1	1	0	
0	1	0	1	1	1	1	1	1	1	1	Large

PRELIMINARY

**8. Set Segment Re-map: (A0H - A1H)**

Change the relationship between RAM column address and segment driver. The order of segment driver output pads can be reversed by software. This allows flexible IC layout during OLED module assembly. For details, refer to the column address section of ADC. When display data is written or read, the column address is incremented by 1 as shown in Figure. 2.

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	0	ADC

When ADC = "L", the right rotates (normal direction). (POR)

When ADC = "H", the left rotates (reverse direction).

**Note:**

The Set Segment Re-map command will change the address counter value, so it is recommended to set segment re-map in the initial program.



**9. Set Entire Display OFF/ON: (A4H - A5H)**

Forcibly turns the entire display on regardless of the contents of the display data RAM. At this time, the contents of the display data RAM are held.

This command has priority over the normal/reverse display command.

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	0	D

When D = "L", the normal display status is provided. (POR)

When D = "H", the entire display ON status is provided.

**10. Set Normal/Reverse Display: (A6H - A7H)**

Reverses the display ON/OFF status without rewriting the contents of the display data RAM.

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	1	D

When D = "L", the RAM data is high, being OLED ON potential (normal display). (POR)

When D = "H", the RAM data is low, being OLED ON potential (reverse display)

**11. Set Multiplex Ration: (Double Bytes Command)**


This command switches default 64 multiplex modes to any multiplex ratio from 1 to 64. The output pads COM0-COM63 will be switched to corresponding common signal.

■ Multiplex Ration Mode Set: (A8H)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	0	0	0

■ Multiplex Ration Data Set: (00H - 3FH)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0	Multiplex Ratio
0	1	0	*	*	0	0	0	0	0	0	1
0	1	0	*	*	0	0	0	0	0	1	2
0	1	0	*	*	0	0	0	0	1	0	3
0	1	0					:				:
0	1	0	*	*	1	1	1	1	1	0	63
0	1	0	*	*	1	1	1	1	1	1	64 (POR)





**12. DC-DC Setting: (Double Bytes Command)**

This command is to control the DC-DC voltage converter status and the switch frequency. Issuing this command then display ON command will turn on the converter. The panel display must be off while issuing this command.

■ DC-DC Control Mode Set: (ADH)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	1	0	1

■ DC-DC ON/OFF Mode Set:

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	F2	F1	F0	D

When D = "L", DC-DC is disable.

When D = "H", DC-DC will be turned on when display on. (POR)

DC-DC STATUS	DISPLAY ON/OFF STATUS	Description
0	0	Sleep mode
0	1	External VPP must be used
1	0	Sleep mode
1	1	Built-in DC-DC is used, Normal Display

F2	F1	F0	Switch Frequency
0	0	0	0.6SF kHz (POR)
0	0	1	0.7SF kHz
0	1	0	0.8SF kHz
0	1	1	0.9SF kHz
1	0	0	SF kHz
1	0	1	1.1SF kHz
1	1	0	1.2SF kHz
1	1	1	1.3SF kHz

SF = 400kHz  $\pm$  25%

**13. Display OFF/ON: (AEH - AFH)**

Alternatively turns the display on and off.

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	1	1	D

When D = "L", Display OFF OLED. (POR)

When D = "H", Display ON OLED.

When the display OFF command is executed, power saver mode will be entered.

Sleep Mode:

This mode stops every operation of the OLED display system, and can reduce current consumption nearly to a static current value if no access is made from the microprocessor. The internal status in the sleep mode is as follows:

- (1) Stops the oscillator circuit and DC-DC circuit.
- (2) Stops the OLED drive and outputs HZ as the segment/common driver output.
- (3) Holds the display data and operation mode provided before the start of the sleep mode.
- (4) The MPU can access to the built-in display RAM.



**14. Set Row Address of Display RAM: (Double Bytes Command)**

Specifies Row address to load display RAM data to Row address register. Any RAM data bit can be accessed when its Row address and column address are specified. The display remains unchanged even when the Row address is changed.

■ Row address Mode Setting: (B0H)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	1	0	0	0	0

■ Row address setting:

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	*	*	A5	A4	A3	A2	A1	A0

A5	A4	A3	A2	A1	A0	Row address
0	0	0	0	0	0	0 (POR)
0	0	0	0	0	1	1
0	0	0	0	1	0	2
0	0	0	0	1	1	3
...	...	...	...	...	...	...
1	1	1	1	0	1	3DH
1	1	1	1	1	0	3EH
1	1	1	1	1	1	3FH

PRELIMINARY

**15. Set Common Output Scan Direction: (C0H - C8H)**

This command sets the scan direction of the common output allowing layout flexibility in OLED module design. In addition, the display will have immediate effect once this command is issued. That is, if this command is sent during normal display, the graphic display will be vertically flipped.

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	0	D	*	*	*

When D = "L", Scan from COM0 to COM [N-1]. (POR)

When D = "H", Scan from COM [N-1] to COM0.

**16. Set Display Offset: (Double Bytes Command)**

This is a double byte command. The next command specifies the mapping of display start line to one of COM0-63 (it is assumed that COM0 is the display start line, that equals to 0). For example, to move the COM16 towards the COM0 direction for 16 lines, the 6-bit data in the second byte should be given by 010000. To move in the opposite direction by 16 lines, the 6-bit data should be given by (64-16), so the second byte should be 100000.

■ Display Offset Mode Set: (D3H)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	0	0	1	1

■ Display Offset Data Set: (00H - 3FH)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0	COMx
0	1	0	*	*	0	0	0	0	0	0	0 (POR)
0	1	0	*	*	0	0	0	0	0	1	1
0	1	0	*	*	0	0	0	0	1	0	2
0	1	0					:				:
0	1	0	*	*	1	1	1	1	1	0	62
0	1	0	*	*	1	1	1	1	1	1	63

Note: "\*" stands for "Don't care"



**17. Set Display Clock Divide Ratio/Oscillator Frequency: (Double Bytes Command)**

This command is used to set the frequency of the internal display clocks (DCLKs). It is defined as the divide ratio (Value from 1 to 16) used to divide the oscillator frequency. POR is 1. Frame frequency is determined by divide ratio, number of display clocks per row, MUX ratio and oscillator frequency.

■ Divide Ratio/Oscillator Frequency Mode Set: (D5H)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	0	1	0	1

■ Divide Ratio/Oscillator Frequency Data Set: (00H - 3FH)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	A7	A6	A5	A4	A3	A2	A1	A0

A3 - A0 defines the divide ration of the display clocks (DCLK). Divide Ration = A[3:0]+1.

A3	A2	A1	A0	Divide Ration
0	0	0	0	1 (POR)
		:		:
1	1	1	1	16

A7 - A4 sets the oscillator frequency. Oscillator frequency increase with the value of A[7:4] and vice versa.

A7	A6	A5	A4	Oscillator Frequency of fosc
0	0	0	0	-25%
0	0	0	1	-20%
0	0	1	0	-15%
0	0	1	1	-10%
0	1	0	0	-5%
0	1	0	1	fosc (POR)
0	1	1	0	+5%
0	1	1	1	+10%
1	0	0	0	+15%
1	0	0	1	+20%
1	0	1	0	+25%
1	0	1	1	+30%
1	1	0	0	+35%
1	1	0	1	+40%
1	1	1	0	+45%
1	1	1	1	+50%

PRELIMINARY



**18. Set Discharge/Precharge Period: (Double Bytes Command)**

This command is used to set the duration of the Precharge/Discharge period. The interval is counted in number of DCLK. POR is 2 DCLKs.

■ Precharge/Discharge Period Mode Set: (D9H)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	1	0	0	1

■ Precharge/Discharge Period Data Set: (00H - FFH)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	A7	A6	A5	A4	A3	A2	A1	A0

Precharge Period Adjust: (A3 - A0)

A3	A2	A1	A0	Pre-charge Period
0	0	0	0	INVALID
0	0	0	1	1 DCLKs
0	0	1	0	2 DCLKs (POR)
		:		:
1	1	1	0	14 DCLKs
1	1	1	1	15 DCLKs

Discharge Period Adjust: (A7 - A4)

A7	A6	A5	A4	Dis-charge Period
0	0	0	0	INVALID
0	0	0	1	1 DCLKs
0	0	1	0	2 DCLKs (POR)
		:		:
1	1	1	0	14 DCLKs
1	1	1	1	15 DCLKs

PRELIMINARY



**19. Set VCOM Deselect Level: (Double Bytes Command)**

This command is to set the common pad output voltage level at deselect stage.

■ VCOM Deselect Level Mode Set: (DBH)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	1	0	1	1

■ VCOM Deselect Level Data Set: (00H - FFH)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	A7	A6	A5	A4	A3	A2	A1	A0

$V_{COMH} = \beta_1 \times V_{REF} = (0.430 + A[7:0] \times 0.006415) \times V_{REF}$

A[7:0]	$\beta_1$	A[7:0]	$\beta_1$		
00H	0.430	20H	0.770 (POR)		
01H					
02H					
03H					
04H					
05H					
06H					
07H					
08H					
09H					
0AH					
0BH					
0CH					
0DH					
0EH					
0FH					
10H					
11H					
12H					
13H					
14H					
15H					
16H					
17H					
18H					
19H					
1AH					
1BH					
1CH					
1DH					
1EH					
1FH					
40H - FFH		1			

PRELIMINARY



**20. Set VSEGM Level: (Double Bytes Command)**

This command is to set the segment pad output voltage level at pre-charge stage.

■ VSEGM Level Mode Set: (DCH)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	1	1	0	0

■ VSEGM Level Data Set: (00H - FFH)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	A7	A6	A5	A4	A3	A2	A1	A0

$$VSEGM = \beta_2 \times VREF = (0.430 + A[7:0] \times 0.006415) \times VREF$$

A[7:0]	$\beta_2$	A[7:0]	$\beta_2$
00H	0.430	20H	0.770 (POR)
01H		21H	
02H		22H	
03H		23H	
04H		24H	
05H		25H	
06H		26H	
07H		27H	
08H		28H	
09H		29H	
0AH		2AH	
0BH		2BH	
0CH		2CH	
0DH		2DH	
0EH		2EH	
0FH	2FH		
10H	30H		
11H	31H		
12H	32H		
13H	33H		
14H	34H		
15H	35H		
16H	36H		
17H	37H		
18H	38H		
19H	39H		
1AH	3AH		
1BH	3BH		
1CH	3CH		
1DH	3DH		
1EH	3EH		
1FH	3FH		
40H - FFH	1		

PRELIMINARY

**21. Set Discharge VSL Level (30H - 3FH)**

This command is to set the Segment output discharge voltage level.

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	1	D3	D2	D1	D0

This command is to set the segment discharge voltage level



D[3:0]	VSL
00H	0V (Default)
01H	0.1 VREF
02H	0.125 VREF
03H	0.150 VREF
04H	0.175 VREF
05H	0.2 VREF
06H	0.225 VREF
07H	0.250 VREF
08H	0.275 VREF
09H	0.3 VREF
0AH	0.325 VREF
0BH	0.350 VREF
0CH	0.375 VREF
0DH	0.4 VREF
0EH	0.425 VREF
0FH	0.450 VREF

**22. Read-Modify-Write: (E0H)**

A pair of Read-Modify-Write and End commands must always be used. Once read-modify-write is issued, column address is not incremental by read display data command but incremental by write display data command only. It continues until End command is issued. When the End is issued, column address returns to the address when read-modify-write is issued. This can reduce the microprocessor load when data of a specific display area is repeatedly changed during cursor blinking or others.

PRELIMINARY

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	0	0

Cursor display sequence:




Figure. 15



**23. End: (EEH)**

Cancels Read-Modify-Write mode and returns column address to the original address (when Read-Modify-Write is issued.)

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	1	1	1	0




Figure. 16

**24. NOP: (E3H)**

Non-Operation Command.

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	1

**25. Write Display Data**

Write 8-bit data in display RAM. As the column address is incremental by 1 automatically after each write, the microprocessor can continue to write data of multiple words.

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	Write RAM data							

**26. Read Status**

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	BUSY	ON/OFF	*	*	*	0	0	0

**BUSY:** When high, the SH1122 is busy due to internal operation or reset. Any command is rejected until BUSY goes low. The busy check is not required if enough time is provided for each cycle.

**ON/OFF:** Indicates whether the display is on or off. When goes low the display turns on. When goes high, the display turns off. This is the opposite of Display ON/OFF command.

**27. Read Display Data**

Reads 8-bit data from display RAM area specified by column address and Row address. As the column address is increment by 1 automatically after each writing, the microprocessor can continue to read data of multiple words. A single dummy read is required immediately after column address being setup. Refer to the display RAM section of FUNCTIONAL DESCRIPTION for details. Note that no display data can be read via the serial interface.

A0	$\overline{RD}$ (E)	$\overline{WR}$ (R/ $\overline{W}$ )	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	Read RAM data							



Command Table

Command	Code											Function	
	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0		
1. Set Column Address 4 lower bits	0	1	0	0	0	0	0	Lower column address				Sets 4 lower bits of column address of display RAM in register. (POR = 00H)	
2. Set Column Address 3 higher bits	0	1	0	0	0	0	1	0	Higher column address				Sets 3 higher bits of column address of display RAM in register. (POR = 10H)
3. Reserved Command	0	1	0	0	0	1	0	0	1	0	0	Reserved	
4. Reserved Command	0	1	0	0	0	1	0	0	1	1	0	Reserved	
5. Reserved Command	0	1	0	0	0	1	0	1	1	1	D	Reserved	
6. Set Display Start Line	0	1	0	0	1	Start Line address						Specifies RAM display line for COM0. (POR = 40H)	
7. The Contrast Control Mode Set	0	1	0	1	0	0	0	0	0	0	1	This command is to set Contrast Setting of the display.	
Contrast Data Register Set	0	1	0	Contrast Data								The chip has 256 contrast steps from 00 to FF. (POR = 80H)	
8. Set Segment Re-map (ADC)	0	1	0	1	0	1	0	0	0	0	ADC	The right (0) or left (1) rotation. (POR = A0H)	
9. Set Entire Display OFF/ON	0	1	0	1	0	1	0	0	1	0	D	Selects normal display (0) or Entire Display ON (1). (POR = A4H)	
10. Set Normal/Reverse Display	0	1	0	1	0	1	0	0	1	1	D	Normal indication (0) when low, but reverse indication (1) when high. (POR = A6H)	
11. Multiplex Ration Mode Set	0	1	0	1	0	1	0	1	0	0	0	This command switches default 63 multiplex mode to any multiplex ratio from 1 to 64. (POR = 3FH)	
Multiplex Ration Data Set	0	1	0	*	*	Multiplex Ratio							
12. DC-DC Control Mode Set	0	1	0	1	0	1	0	1	1	0	1	This command is to control the DC-DC voltage and the switch frequency. (POR = 81H)	
DC-DC ON/OFF Mode Set	0	1	0	1	0	0	0	F2	F1	F0	D		
13. Display OFF/ON	0	1	0	1	0	1	0	1	1	1	D	Turns on OLED panel (1) or turns off (0). (POR = AEH)	
14. Row Address Set	0	1	0	1	0	1	1	0	0	0	0	Specifies Row address to load display RAM data to Row address register. (POR = 00H)	
Row Address	0	1	0	*	*	Row Address							
15. Set Common Output Scan Direction	0	1	0	1	1	0	0	D	*	*	*	Scan from COM0 to COM [N - 1] (0) or Scan from COM [N - 1] to COM0 (1). (POR = C0H)	
16. Display Offset Mode Set	0	1	0	1	1	0	1	0	0	1	1	This is a double byte command that specifies the mapping of display start line to one of COM0-63. (POR = 00H)	
Display Offset Data Set	0	1	0	*	*	COMx							
17. Set Display Divide Ratio/Oscillator Frequency Mode Set	0	1	0	1	1	0	1	0	1	0	1	This command is used to set the frequency of the internal display clocks. (POR = 50H)	
Divide Ratio/Oscillator Frequency Data Set	0	1	0	Oscillator Frequency				Divide Ratio					

PRELIMINARY



Command Table (Continued)

Command	Code											Function
	A0	$\overline{RD}$	$\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	
18. Dis-charge/Pre-charge Period Mode Set	0	1	0	1	1	0	1	1	0	0	1	This command is used to set the duration of the dis-charge and pre-charge period. (POR = 22H)
Dis-charge/Pre-charge Period Data Set	0	1	0	Dis-charge Period				Pre-charge Period				
19. VCOM Deselect Level Mode Set	0	1	0	1	1	0	1	1	0	1	1	This command is to set the common pad output voltage level at deselect stage. (POR = 35H)
VCOM Deselect Level Data Set	0	1	0	VCOMH= ( $\beta_1 \times V_{REF}$ )								
20. VSEGM Level Mode Set	0	1	0	1	1	0	1	1	1	0	0	This command is to set the segment pad output voltage level at pre-charge stage. (POR = 35H)
VSEGM Level Data Set	0	1	0	VSEGM= ( $\beta_2 \times V_{REF}$ )								
21. Discharge voltage VSL level setting	0	1	0	0	0	1	1	D3	D2	D1	D0	Set the discharge voltage level.
22. Read-Modify-Write	0	1	0	1	1	1	0	0	0	0	0	Read-Modify-Write start.
23. End	0	1	0	1	1	1	0	1	1	1	0	Read-Modify-Write end.
24. NOP	0	1	0	1	1	1	0	0	0	1	1	Non-Operation Command
25. Write Display Data	1	1	0	Write RAM data								
26. Read Status	0	0	1	BUSY	ON	OFF	*	*	0	0	0	
27. Read Display Data	1	0	1	Read RAM data								

**Note:** Do not use any others command, or the system malfunction may result.




### Command Description

#### Instruction Setup: Reference


#### 1. Power On and Initialization

##### 1.1. When the built-in DC-DC pump power is being used immediately after turning on the power:






1.2. When the external DC-DC pump power is being used immediately after turning on the power:





2. Power Off



PRELIMINARY



**Absolute Maximum Rating\***

DC Supply Voltage (VDD1) . . . . . -0.3V to +5.6V  
 DC Supply Voltage (VDD2) . . . . . -0.3V to +3.6V  
 DC Supply Voltage (VPP) . . . . . -0.3V to +15V  
 Input Voltage . . . . . -0.3V to VDD1 + 0.3V  
 Operating Ambient Temperature . . . . . -40°C to +85°C  
 Storage Temperature . . . . . -55°C to +125°C

**\*Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device under these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**Electrical Characteristics**

**DC Characteristics** (VSS = 0V, VDD1 = 1.65 - 3.5V, VDD2 = 2.4 - 3.5V, TA = +25°C, unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
VDD1	Power supply of I/O	1.65	-	5.5	V	
VDD2	Power supply of logic device	1.65	-	3.5	V	
AVDD	DC-DC voltage supply	2.4		3.5		
VPP	OLED Operating voltage	7.0		13.5	V	
VBREF	Internal voltage reference	1.20	1.26	1.32	V	
IDD1	Dynamic current Consumption 1	-	110	160	μA	VDD1 = 3V, VDD2 = 3V, IREF = 12.5μA, Contrast α = 256, Bulid-in DC-DC OFF, Display ON, display data = All ON, No panel attached
IDD2	Dynamic current Consumption 2	-	190	285	μA	VDD1 = 3V, VDD2 = 3V, VPP = 12V, IREF = -12.5μA, Contrast α = 256, Bulid-in DC-DC ON, Display ON, Display data = All ON, No panel attached
IPP	OLED dynamic current consumption	-	550	825	μA	VDD1 = 3V, VDD2 = 3V, VPP = 12V, IREF = -12.5μA, Contrast α = 256, Display ON, Display data = All ON, No panel attached
ISP	Sleep mode current Consumption in VDD1 & VDD2	-	0.01	5	μA	During sleep, TA = +25°C, VDD1 = 3V, VDD2 = 3V
	Sleep mode current Consumption in VPP	-	0.01	5	μA	During sleep, TA = +25°C, VPP = 12V
ISEG	Segment output current	-488	-500	-512	μA	VDD1 = 3V, VDD2 = 3V, VPP = 12V, IREF = -12.5μA, RLOAD = 20kΩ, Display ON. Contrast α = 256
		-	-343.75	-	μA	VDD1 = 3V, VDD2 = 3V, VPP = 12V, IREF = -12.5μA, RLOAD = 20kΩ, Display ON. Contrast α = 176
		-	-187.5	-	μA	VDD1 = 3V, VDD2 = 3V, VPP = 12V, IREF = -12.5μA, RLOAD = 20kΩ, Display ON. Contrast α = 96
		-	-31.25	-	μA	VDD1 = 3V, VDD2 = 3V, VPP = 12V, IREF = -12.5μA, RLOAD = 20kΩ, Display ON. Contrast α = 16
ΔISEG1	Segment output current uniformity	-	-	±3	%	ΔISEG1 = (ISEG - IMID)/IMID X 100% IMID = (IMAX + IMIN)/2 ISEG [0:255] at contrast α = 256
ΔISEG2	Adjacent segment output Current uniformity	-	-	±2	%	ΔISEG2 = (ISEG [N] - ISEG [N+1]) / (ISEG [N] + ISEG [N+1]) X 100% ISEG [0:255] at contrast α = 256

PRELIMINARY



DC Characteristics (Continued)


Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V <sub>IHC</sub>	High-level input voltage	0.8 X V <sub>DD1</sub>	-	V <sub>DD1</sub>	V	A0, D0 - D7, $\overline{RD}$ (E), $\overline{WR}$ (R/ $\overline{W}$ ), $\overline{CS}$ ,
V <sub>ILC</sub>	Low-level input voltage	V <sub>SS</sub>	-	0.2 X V <sub>DD1</sub>	V	CLS, CL, C86, P/S and $\overline{RES}$
V <sub>OHC</sub>	High-level output voltage	0.8 X V <sub>DD1</sub>	-	V <sub>DD1</sub>	V	I <sub>OH</sub> = -0.5mA (D0 - D7, and CL)
V <sub>OLC</sub>	Low-level output voltage	V <sub>SS</sub>	-	0.2 X V <sub>DD1</sub>	V	I <sub>OL</sub> = 0.5mA (D0 - D7, and CL)
I <sub>LI</sub>	Input leakage current	-1.0	-	1.0	μA	V <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub> (A0, $\overline{RD}$ (E), $\overline{WR}$ (R/ $\overline{W}$ ), $\overline{CS}$ , CLS, C86, P/S and $\overline{RES}$ )
I <sub>HZ</sub>	HZ leakage current	-1.0	-	1.0	μA	When the D0 - D7, and CL are in high impedance
f <sub>OSC</sub>	Oscillation frequency	457	512	564	KHz	T <sub>A</sub> = +25°C
f <sub>FRM</sub>	Frame frequency for 64 Commons	-	125	-	Hz	When f <sub>OSC</sub> = 512kHz, Divide ratio = 1, common width = 64 DCLKs
R <sub>pre</sub>	Precharge switch resistance	-	300	450	Ω	V <sub>PP</sub> = 12V, V <sub>SEG</sub> = 0.770 X V <sub>PP</sub> - 0.4V
R <sub>dis</sub>	Discharge switch resistance	-	8	10	Ω	V <sub>PP</sub> = 12V, V <sub>SL</sub> = 0.4V
R <sub>ON1</sub>	Common switch resistance	-	10	12	Ω	V <sub>PP</sub> = 12V, V <sub>COM</sub> = V <sub>SS</sub> - 0.4V
R <sub>ON2</sub>	Common switch resistance	-	350	-	Ω	V <sub>PP</sub> = 12V, V <sub>COM</sub> = 0.770 X V <sub>PP</sub> - 0.4V

PRELIMINARY



AC Characteristics

(1) System Buses Read/Write Characteristics 1 (For the 8080 Series Interface MPU)




(VDD1 = 1.65 - 3.5V, VDD2 = 2.4 - 3.5V, TA = +25°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
tcyc8	System cycle time	300	-	-	ns	
tAS8	Address setup time	0	-	-	ns	
tAH8	Address hold time	0	-	-	ns	
tDS8	Data setup time	40	-	-	ns	
tDH8	Data hold time	15	-	-	ns	
tCH8	Output disable time	10	-	70	ns	CL = 100pF
tACC8	$\overline{RD}$ access time	-	-	140	ns	CL = 100pF
tCCLW	Control L pulse width (WR)	100	-	-	ns	
tCCLR	Control L pulse width (RD)	120	-	-	ns	
tCCHW	Control H pulse width (WR)	100	-	-	ns	
tCCHR	Control H pulse width (RD)	100	-	-	ns	
tR	Rise time	-	-	15	ns	
tF	Fall time	-	-	15	ns	



(2) System Buses Read/Write Characteristics 2 (For the 6800 Series Interface MPU)




PRELIMINARY

(V<sub>DD1</sub> = 1.65 - 3.5V, V<sub>DD2</sub> = 2.4 - 3.5V, T<sub>A</sub> = +25°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
t <sub>CYC6</sub>	System cycle time	300	-	-	ns	
t <sub>AS6</sub>	Address setup time	0	-	-	ns	
t <sub>AH6</sub>	Address hold time	0	-	-	ns	
t <sub>DS6</sub>	Data setup time	40	-	-	ns	
t <sub>DH6</sub>	Data hold time	15	-	-	ns	
t <sub>OH6</sub>	Output disable time	10	-	70	ns	CL = 100pF
t <sub>ACC6</sub>	Access time	-	-	140	ns	CL = 100pF
t <sub>EWHW</sub>	Enable H pulse width (Write)	100	-	-	ns	
t <sub>EWHR</sub>	Enable H pulse width (Read)	120	-	-	ns	
t <sub>EWLW</sub>	Enable L pulse width (Write)	100	-	-	ns	
t <sub>EWLR</sub>	Enable L pulse width (Read)	100	-	-	ns	
t <sub>R</sub>	Rise time	-	-	15	ns	
t <sub>F</sub>	Fall time	-	-	15	ns	



(3) System Buses Write Characteristics 3 (For the Serial Interface MPU)




(VDD1 = 1.65 - 3.5V, VDD2 = 2.4 - 3.5V, TA = +25°C)

PRELIMINARY

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
tscyc	Serial clock cycle	250	-	-	ns	
tsas	Address setup time	150	-	-	ns	
tсах	Address hold time	150	-	-	ns	
tlds	Data setup time	100	-	-	ns	
tldh	Data hold time	100	-	-	ns	
tcss	$\overline{CS}$ setup time	120	-	-	ns	
tcsh	$\overline{CS}$ hold time time	60	-	-	ns	
tshw	Serial clock H pulse width	100	-	-	ns	
tslw	Serial clock L pulse width	100	-	-	ns	
tr	Rise time	-	-	15	ns	
tf	Fall time	-	-	15	ns	



## (4) Reset Timing



(VDD1 = 1.65 - 3.5V, VDD2 = 2.4 - 3.5V, TA = +25°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
t <sub>R</sub>	Reset time	-	-	1.0	μs	
t <sub>rw</sub>	Reset low pulse width	5.0	-	-	μs	

PRELIMINARY



Application Circuit (for reference only)

Reference Connection to MPU:

1. 8080 Series Interface: (Internal Oscillator, External VPP)




Figure. 17

Note:

C1 - C6: 4.7µF

R1: about 910kΩ, R1 = (Voltage at IREF - Vss)/IREF



2. 6800 Series Interface: (Internal Oscillator, Built-in DC-DC)




Figure. 18

Note:

L, D, Q, R1, R2, R3, C1 – C4: Please refer to following description of DC-DC module.

C5, C6, C7, C8, C9: 4.7µF

R4: about 910kΩ,  $R4 = (Voltage\ at\ IREF - V_{SS})/IREF$



3. Serial Interface (3-wire or 4-wire SPI): (External Oscillator, External Vpp)




Figure. 19

Note:

C1 - C6: 4.7μF  
 R1: about 910kΩ,  $R1 = (Voltage\ at\ IREF - VSS) / IREF$


**4. I<sup>2</sup>C Interface: (Internal oscillator, External VPP)**

Figure. 20

**Note:**C1 – C6: 4.7 $\mu$ FR1: about 910k $\Omega$ ,  $R1 = (\text{Voltage at } I_{REF} - V_{SS})/I_{REF}$ 

The least significant bit of the slave address is set by connecting the input SA0 to either logic 0(VSS) or 1 (VDD1).  
WR and RD are not used in I<sup>2</sup>C mode, should fix to VSS or VDD1.

CS can fix to VSS in I<sup>2</sup>C mode.**The positive supply of pull-up resistor must equal to the value of VDD1.**



**DC-DC:**

Below application circuit is an example for the input voltage of 3V AVDD to generate VPP of about 12V@10mA-25mA application.




Figure. 21

Symbol	Value	Recommendation
L	10 $\mu$ H	LQH3C100K24
D	SCHOTTKY DIODE	20V@0.5A, MBR0520
Q	MOSFET	N-FET with low Rds(ON) and low VTH, MGSF1N02LT1
R1	820k $\Omega$	1%, 1/8W
R2	100k $\Omega$	1%, 1/8W
R3	0.12 $\Omega$	1%, 1/2W
C1	22 $\mu$ F	Ceramic / 16V
C2	0.1 - 1 $\mu$ F	Ceramic/16V
C3	10 $\mu$ F	Low ESR/16V
C4	56pF	Ceramic/16V



**Ordering Information**

Part No.	Package
SH1122G	Gold bump on chip tray

**Spec Revision History**

Version	Content	Date
0.0	1. Original	Jan.2012

**PRELIMINARY**